| Age | Commit message (Expand) | Author |
|---|---|---|
| 2022-11-05 | development/yosys: Added (A framework for Verilog RTL synthesis) |   William PC |
 |
index : slackbuilds | |
| slackbuilds.org fork for slackware-current - clone of http://github.com/Ponce/slackbuilds | matteo.bernardini _at_ gmail.com |
| summaryrefslogtreecommitdiffstats |