summaryrefslogtreecommitdiffstats
path: root/academic/verilator/verilator.info
AgeCommit message (Collapse)Author
2020-03-20academic/verilator: Added (Verilog HDL Simulator). Charles Daniels
Signed-off-by: Willy Sudiarto Raharjo <willysr@slackbuilds.org>